Skip to content
View 4rsh1y4's full-sized avatar
🏠
not Working from home
🏠
not Working from home

Block or report 4rsh1y4

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. RTEmbeddedSystems-Smart-Security-OrangePi RTEmbeddedSystems-Smart-Security-OrangePi Public

    A real-time embedded smart security system developed in C for Orange Pi, featuring human detection, system telemetry, and automated MQTT/Email alerts.

    C 1

  2. distributed-iot-monitoring-system distributed-iot-monitoring-system Public

    Distributed IoT monitoring coursework in C/C++ with multi-node SQLite storage, Memcached caching, MQTT, SNMP, HTTP APIs, and systemd alerting.

    C

  3. Frequency-Difference-Estimator-RTL Frequency-Difference-Estimator-RTL Public

    Verilog RTL implementation of a Frequency Difference Estimator module for the Digital System Design course at Sharif University of Technology. Computes Main RO relative frequency error using temper…

    Verilog 1

  4. Floating_Point_Adder_Verilog_Module Floating_Point_Adder_Verilog_Module Public

    Verilog implementation of an IEEE-754 single precision floating-point adder with combinational hardware design, normalization, rounding, and ModelSim verification.

    Verilog 1

  5. Multi_Cycle_MIPS_Processor Multi_Cycle_MIPS_Processor Public

    Verilog implementation of a 32-bit multi-cycle MIPS processor with FSM-based control unit, reusable datapath architecture, sequential execution, and simulation-based verification.

    Verilog

  6. Single_Cycle_MIPS_Processor Single_Cycle_MIPS_Processor Public

    Verilog implementation of a 32-bit single-cycle MIPS processor with custom datapath, control unit, and simulation-based verification.

    Verilog