About

A 5-stage, 32-bit pipelined RISC processor in Verilog, featuring a single-format ISA (arithmetic, logical, memory, and control-flow ops) and verified via simulation.