SDR-HLS is a Master Thesis focused on the implementation and optimization of Software-defined radio using Amaranth High Level Synthesis.
-
Updated
Oct 31, 2024 - Verilog
#
high-level-sy
Here is 1 public repository matching this topic...
Add this topic to your repo
To associate your repository with the high-level-sy topic, visit your repo's landing page and select "manage topics."