jspec

Here is 1 public repository matching this topic...

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

asic fpga eda systemverilog uvm registers systemrdl jspec register-descriptions systemrdl-compiler

To associate your repository with the jspec topic, visit your repo's landing page and select "manage topics."