4-way set-associative write-back cache in Verilog with LFSR replacement and MSHR-based non-blocking misses
fpga verilog computer-architecture quartus de0-nano cache-memory set-associative-cache non-blocking-cache
-
Updated
Oct 9, 2026 - Verilog