ReducedLUT: Table Decomposition with "Don't Care" Conditions [FPGA'25]
compression fpga neural-network rtl verilog hardware-acceleration lookup-table ip-generation rtl-generation table-size-reduction hardware-ip
-
Updated
Mar 30, 2025 - C++