An up5k board to manage pulse-echo ultrasound acquisition.
-
Updated
Jul 16, 2024 - Verilog
#
up5k
Here are 4 public repositories matching this topic...
AI agent skills + MegaMemory knowledge graph for CPLD (WinCUPL/CUPL) and FPGA (iCEstudio/Verilog) design — describe in natural language, get validated, compiled hardware
fpga mcp atmel embedded-systems verilog icestudio yosys cpld wincupl ecp5 programmable-logic cupl up5k github-copilot hardware-engineering lattice-ice40 agent-skills ai-assisted-design megamemory gowin-fpga
-
Updated
Aug 22, 2026
Add this topic to your repo
To associate your repository with the up5k topic, visit your repo's landing page and select "manage topics."