Skip to content

fix: use non-read-under-write decoder #22

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
iansseijelly wants to merge 1 commit into
base: main
Choose a base branch
from
Open

fix: use non-read-under-write decoder #22

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
11 changes: 7 additions & 4 deletions src/TacitConfigs.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -5,7 +5,7 @@ import org.chipsalliance.diplomacy.lazymodule.LazyModule
import freechips.rocketchip.subsystem.{InSubsystem, RocketTileAttachParams, TilesLocated}
import freechips.rocketchip.trace.{TraceCoreParams, TraceEncoderParams}
import shuttle.common.ShuttleTileAttachParams
import tacit.{TacitBPParams, TacitEncoder, TacitParallelEncoder}
import tacit.{MPQueueImpl, TacitBPParams, TacitEncoder, TacitParallelEncoder}

class WithTacitEncoder(
encoderBaseAddr: BigInt = 0x03000000L,
Expand Down Expand Up @@ -52,7 +52,8 @@ class WithTacitEncoder(

class WithTacitParallelEncoder(
encoderBaseAddr: BigInt = 0x03000000L,
bufferDepth: Int = 16)
bufferDepth: Int = 16,
queueImpl: MPQueueImpl = MPQueueImpl.SRAM)
extends Config((site, here, up) => {
case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site).map {
case tp: RocketTileAttachParams =>
Expand All @@ -63,7 +64,8 @@ class WithTacitParallelEncoder(
buildEncoder = (p: Parameters) => LazyModule(new TacitParallelEncoder(
new TraceCoreParams(nGroups = 1, xlen = xlen, iaddrWidth = xlen),
bufferDepth = bufferDepth,
coreStages = 5)(p)),
coreStages = 5,
queueImpl = queueImpl)(p)),
useArbiterMonitor = false,
buildSinks = tp.tileParams.traceParams.map(_.buildSinks).getOrElse(Seq.empty)
)),
Expand All @@ -80,7 +82,8 @@ class WithTacitParallelEncoder(
xlen = xlen,
iaddrWidth = xlen),
bufferDepth = bufferDepth,
coreStages = 7)(p)),
coreStages = 7,
queueImpl = queueImpl)(p)),
useArbiterMonitor = false,
buildSinks = tp.tileParams.traceParams.map(_.buildSinks).getOrElse(Seq.empty)
)),
Expand Down
2 changes: 1 addition & 1 deletion tacit
Open in desktop
Submodule tacit updated 5 files
+124 −3 chipyard/TacitConfigs.scala
+208 −22 src/main/scala/MultiPortedQueue.scala
+44 −12 src/main/scala/TacitParallelEncoder.scala
+12 −12 src/test/scala/MultiPortedQueueTest.scala
+224 −0 src/test/scala/TacitParallelEncoderTest.scala